Mega Source Elec.Limited

MEGA SOURCE ELEC. CO., LIMITED Professional electronic distributor to provide One-stop Service

Manufacturer from China
Active Member
12 Years
Home / Products / Flash Memory IC Chip /

Flash Memory IC Chip HYB25DC512160DE-5 - Qimonda AG - 512-Mbit Double-Data-Rate SDRAM

Contact Now
Mega Source Elec.Limited
Country/Region:china
Contact Person:MsTara Chan
Contact Now

Flash Memory IC Chip HYB25DC512160DE-5 - Qimonda AG - 512-Mbit Double-Data-Rate SDRAM

Ask Latest Price
Video Channel
Place of Origin :PHILIPPINE
Brand Name :Qimonda AG
Certification :Lead free / RoHS Compliant
Model Number :HYB25DC512160DE-5
MOQ :50
Price :Contact for Sample
Packaging Details :Contact for Sample
Delivery Time :Within 3days
Payment Terms :T/T in advance, Paypal, Western Union
Supply Ability :5000
more
Contact Now

Add to Cart

Find Similar Videos
View Product Description

Quick Detail:

512-Mbit Double-Data-Rate SDRAM

Description:

The 512-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM.

The 512-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512-Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 512-Mbit Double-Data-Rate SDRAM operates from a differential clock (CK and CK; the crossing of CK going HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the Industry Standard for SSTL_2. All outputs are SSTL_2, Class II compatible

Applications:

• Double data rate architecture: two data transfers per clock cycle

• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver

• DQS is edge-aligned with data for reads and is center-aligned with data for writes

• Differential clock inputs (CK and CK)

• Four internal banks for concurrent operation

• Data mask (DM) for write data

• DLL aligns DQ and DQS transitions with CK transitions

• Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS

• Burst Lengths: 2, 4, or 8

• CAS Latency: 1.5 (DDR200 only), 2, 2.5, 3

• Auto Precharge option for each burst access

• Auto Refresh and Self Refresh Modes

• RAS-lockout supported t

RAP = tRCD

• 7.8 µs Maximum Average Periodic Refresh Interval

• 2.5 V (SSTL_2 compatible) I/O

• VDDQ = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); VDDQ = 2.6 V ± 0.1 V (DDR400B)

• VDD = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); VDD = 2.6 V ± 0.1 V (DDR400B)

• Standard Temperature Range (0 °C - +70 °C)

• PG-TSOPII-66 and PG-TFBGA-60 packages

• RoHS1) compliant product types available (green product)

Specifications:

part no.

HYB25DC512160DE-5

Manufacturer

Qimonda AG

supply ability

10000

datecode

10+

package

TSOP

remark

new and original stock

Competitive Advantage:

Warranty :180 days !
Free shipping: Order over $1000 win a free shipment fee
(goods weight below 3Kg) ,during 20130901-20130930 .


Why buy from us >>> Fast / Safely / Conveniently


• Mega Source is a Stock keeper and trade company of Electronic components .Our branches office include China, Hong Kong, Sigapore , Canada . Offer business, service, resourcing and information for our global member.
• Goods are ensured the highest quality possible and are delivered to our customers all over the world with speed and precision.

How to buy >>>


• Contact us by email & sent your inquire with your Transport destination .
• Online chat, the commissioner would be responded ASAP.

Service >>>


• Forwarder Shipment to world-wide, DHL ,TNT ,UPS,FEDEX etc. buyer don`t need to worry about shipping problem
• We will try to respond as quickly as possible. But due to time zone difference, please allow up to 24 hours to get your mail replied. The products were tested by some devices or software, we ensure that there is no quality problems.
• We are committed to providing fast, convenient and safe transportation service to global buyer.

Inquiry Cart 0